Abstract. In this work, the DT 2 used for a 3 kV 4H-SiC bipolar vertical diode is presented. Simulations using TCAD SENTAURUS software show that a maximum breakdown voltage of 3300 V at room temperature can be achieved with a deep trench of 20µm corresponding to 98 % of a parallel plane breakdown voltage for the drift layer of 18 µm. Those simulations also point out the important impact on the V BR of the structure of the trench; the dielectric critical electric field (E c ), the permittivity (ε r ) of the dielectric used, the etching defects as microtrench and fixed charges at the interfaces of power device.
Introduction
Due to its excellent physical properties SiC have the ability to withstand harsh environmental changes and become an attractive material for high-power, high-temperature, high-voltage electronic device applications. However high blocking performance can only be reached if a edge termination structure is properly designed. So far, based on planar technology, numerous techniques have been adapted to improve the V BR . Those techniques are numerous: guard ring [1] , field plate (FP) [2] , junction termination extension (JTE) [3] ... However for high voltage power devices, these techniques have the drawback of consuming large areas. To increase the V BR up to almost the ideal value while keeping the chip area small with respect to conventional structures, a termination technique using very deep trenches for high-voltage power device was presented the first time in 1999 by D. Dragomirescu [4] . The results was validated for Silicon in simulation with POWER2D [5] . In 2003, this concept has been demonstrated experimentally in Si technology [6] for a diode of 1200 V. They also show the possibility to use the Cyclotene 4026 -46 BCB (BenzoCycloButene) resin in thick layer to realize DT 2 .
Recently, several junction terminations with a deep trench have been reported [6] named as well T3 JTE [4] , or deep trench junction termination (DT 2 ) created by using inductively coupled plasma reactive ion etching (ICP-RIE) [7] . Some others studies have proposed electrical improvements. F.Baccar et al [8] studied the electrical variations after passive thermal ageing. Several degradations have been implemented in the simulated structure such as creating voids and adding traps to the interface between BCB and Si. Kamibaba et al. [9] pointed out that positive charges due to the holes accumulated in the trench side wall effectively determinate the high electric field in chip edge region, which is the key mechanism for the edge termination design with deep trench structure. All these studies demonstrated that the application of DT 2 technique for power devices is promising. Up to now, all these researches and experimentations are applied for Silicon (Si) semiconductor materials. In this paper, we demonstrate that the DT 2 technique can be applied for SiC power devices by simulation using Sentaurus software first and then by experimental steps development.
Deep Trench termination concept and simulation results
Fig .2 shows the 2D cross section structure of the 4H-SiC DT 2 diode. The vertical diode structure is composed by an anode based on a P + epilayer 1 µm thick, 5x10 18 cm -3 doped on the top of the structure, a N -epilayer 18 µm thick much less doped (8x10 14 cm -3 ) and a N + substrate. The ideal breakdown voltage (V br ) for one dimensional PiN diode structure with an i-layer thickness of 18 µm is 3354 V. The DT 2 edge termination structure is based on a large (W T ) and deep trench (D T ) filled by a dielectric associated to a field plate. The field plate is needed to draw out the electrostatic potential in the trench.
Sentaurus TCAD (Synopsis Inc) software is one of the most advanced tools for electronic device simulation, using physical models to describe the semiconductor material properties and solving the semiconductor equations. The device is represented as a meshed finite-element structure. Each node of the device has properties associated with it, such as material type and doping concentration. For each node, the carrier concentration, current densities, electric field, generation and recombination rates, and so on are computed.
Our challenge is to try to optimize the depth and width of the trench for obtaining a structure with the V BR as close as possible to the value of the plane structure case, and at the same time by reducing the chip area. In a first time, we do not use field plate, the trench was filled by SiO 2 (relative dielectric permittivity 3.9). Results presented in the Fig.1 show that by keeping the width of the trench constant at 30 µm, equipotential lines are more widely dispersed on the surface of power device with the deeper trench. The trench absorbs almost all equipotential lines, and decreases the peak field at the edge of the junction. Thus, V BR is increased. Beside, it was found that the trench width affects also V BR but to a lesser degree than the depth. We pointed out that, the innovative benefit of this technique will increase the V BR without increasing the device surface.
The trench depth versus the trench width is showed in Fig.3 with constant V BR . Theses curves show that the shallow trenches can reduce highly the termination length. Moreover, it is found that the trench width for each trench depth has no influence on the V BR above a threshold value. There is an optimum value of the width of the trench for each depth. For each width of the trench, the V BR increases significantly with the trench depth. The maximum breakdown voltage of termination without field plate does not exceed 2335 V, even if the trench is very large. Performances of DT 2 depend not only on the structure of the trench and field plate dimensions but also on the dielectric characteristics of the filling material. BenzoCycloButene (BCB) was chosen because of its good characteristics and highly ability success in filling wide and deep Si trench. BCB also have a lower dielectric permittivity value (ε r =2.65), a higher critical electric field (E c =5.3 MV/cm) than those of silicon oxide. Fig. 4 shows the obtained V BR . The surface charge density at the SiC-dielectric interface was considered negligible. BCB sustains all the equipotential lines and the field plate draw out the equipotential lines in the trench, guaranteeing a V BR of the termination near the ideal value (3300 V, 98% efficiency with field plate and 2830 V, 85% efficiency without field plate).
Fixed charges may appear at the SiC/BCB interfaces for many reasons as thermal variations or impacts of technological processes. Positive and negative fixed charges have been considered. The influence of these charges was studied qualitatively and quantitatively. The results shown in the 
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Materials Science Forum Vol. 858 983 for this range of charge densities). For negative charge density below -10 11 cm -2 , the V BR increases rapidly and for positive charges density higher 10 11 cm -2 the V BR decreases also quickly. This V BR behavior is correlated with a shift of the boundaries of the space charge region by increasing or decreasing the distance between the equipotential lines. 
Exprimental
In order to validate the DT 2 method for 4H-SiC vertical power devices, experiments were done to create the trench on the 4H-SiC material by ICP and RIE techniques. SF 6 and SF 6 /O 2 plasma chemistries have been used, protecting the unetched surface with a hard Ni-based mask. The obtained results show that more than 20 µm of depth trench could be obtained (Fig. 6) . With a reasonable process duration (~80 min), an etching rate of ~0.28µm/min has been used in order to obtain smooth wells. However we note the presence of microtrenches, an increasing of the etching rate near the corners compared to the center of the trench. Technical parameters of the etching process such as power, DC bias, pressure and gas flow rate has been studied and optimized without being able to completely eliminate this phenomenon. Simulation results show that the V BR is not strongly affected by these microtrenches, especially in the case that etching occurred until to the substrate (trench depth greater than the thickness of the epitaxial layer).
After etching process optimization, based on the structure presented in Fig. 2 , vertical PiN diodes have been fabricated on commercial 4H-SiC wafers with n and p-type epitaxial layers. The parameters of the low doped n-type epilayer were 18 µm thickness and 8x10 14 cm -3 doping. A hard mask based on Ni-alloy with a thickness of ~1µm has been used to etch deep trenches up to the N + substrate. During the technological process, before and after the trench filling with the dielectric material, we carried out electric tests under air and room temperature to examine the reverse bias leakage current. Before the trench filling we limited the bias to 400V. The result obtained in Fig.7 showed a low reverse current around 1 nA which is an optimistic result in spite of the microtrench observed in the lower corners of the etched wells and confirming the quality of our smooth etched wells. The experimental V BR values obtained on filled structures are close to 3 kV (Fig.8 This work points out the ability of using DT 2 technique to improve the V BR of 4H-SiC highvoltage power device. With the help of TCAD Sentaurus tools, it has been demonstrated that DT 2 technique allows to reduce the chip area comparing to the previous conventional techniques. The maximum voltage obtained was 3300 V meaning that a 98% efficiency value is reached thanks to a 19 µm depth and 30 µm width trench filled by BCB, and combined with field plate. The proposed termination techniques are relatively simple to fabricate and attractive for SiC power devices junction termination. A 23 µm depth trench was obtained by ICP technique, using SF 6 plasma chemistries, protecting the unetched surface with a hard Ni-based mask. With a process duration reasonable (~80 min), an etching rate of ~ 0.28 µm/min smooth wells have been obtained. The leakage current range between few nano-amperes and few tens nano-amperes is very small, indicating that the parameters of the etching process are appropriate. Indeed, the etching process does not negatively affect the device operation, as the fixed charge accumulation at the surface of the trench which seems to be very small. The etching process must still be optimized to completely eliminate the micortrench phenomenon.
